The high frequency behaviour of input protections has been measured with electro-optic sampling. These measurements allow the determination of the time dependence of the voltages at internal nodes as well as the time dependence of the current through the input protection. Simulations are performed using a detailed model of the input protection and a simplified model of the integrated circuit, including connections.
Introduction
When an electrically charged person touches an object at a different potential a discharge may occur.
This phenomenon of electrostatic discharge (ESD) can also occur in the handling of integrated circuits (IC's), g iving rise to voltage pulses at one or more pins connecting the IC to the outside world. Therefore, each pin of the IC is usually protected by a so called ESD protection circuit. The function of the protection circuit is twofold:
firstly, it clamps the voltage to a sufficiently low level that can be sustained by the IC and secondly, it creates a current path that can handle the power present in the ESD pulse. These functions are commonly performed by specially designed diodes or transistors. The performance of the protection circuit is determined by standardized ways of testing. The human body model (HBM) is a well known standard [l] , and several others, like the machine Model (MM) and the charged device model (CDM) [a] , are under discussion. For test, purposes, ESD pulses are generated by charging a capacitor to a specified voltage and a subsequent discharge by connecting it to the pin of a device under test (DUT). The standard (s) prescribe the value of the capacitor and the impedances of the connection to the pin of the DUT. For example, the HBM uses a capacitor of 100 pF which is discharged through a resistance of 1500 R and an induction of 20 PH in series with the DUT. The MM proposes a much smaller resistance and a different value of the inductance, whereas 
Experimental set-up
The, experimental set-up shown in fig. 1 is basically the same as described in [8] . generator can be varied between 0 V and 32 V. The duration of the voltage pulses as well as their rise and fall times can be varied, but in this paper we will limit ourselves to input pulses of fixed shape and amplitude.
A second output of the frequency generator is used to trigger a diode laser, which emits optical pulses of 50 ps duration.
The delay generator is used to 'scan' the optical pulses over the voltage pulse. The optical pulses are directed into the Bii2Si020 crystal where they 'sense' the electric field within the BiizSi02o and upon reflection the detection optics converts the optical signal into an electrical signal, which is proportional to the voltage drop over the e-o crystal. With feedback on, the detected signal is kept at zero and then the signal amplitude at the reference electrode equals the signal amplitude on the circuit node at the time of sampling. The lay-out of the IC used in these experiments is schematically depicted in fig. 2a . The and they will be discussed in the next section.
Results and Discussion
The measurements in fig. 5 are performed for an electrical input pulse with a half width of 8 11s and 4 ns rise and fall times. This waveform has an amplitude of 23.8 V. In fig. 5a , the continuous and dotted curves are measured at bondpad 1 and node 3. It is seen that the amplitude is clamped at approximately 12 V and before reaching this level the waveform shows a small peak, which signals the onset of snap-back in the input protection.
The simulated counterpart of fig. 5a is shown in fig. 5b . Since the simulation does not include time effects (other than those caused by passive elements), the falling slope of the small peak is almost instantenous, whereas the measurements show that it last about 0.5 ns. Therefore, improvements on the switching behaviour of the model are needed. When the protecton transistor is switched off, a little peak appears, which is not present in the measurements. This is probably due to inaccurate modelling of charge carriers in the base.
Time (ns)
The small shift between the waveforms at bondpad 1 and node 3 is caused by the delay arising from the resistance Rd and the distributed capacitance of this resistor together with Cl(see also fig. 3 ). F rom the process parameters the sum of both capacitors is estimated to be 68 fF. Together with the measured load of the e-o tip (150 fF) and the value for Rd of 1.4 kR we arrive at a delay of 300 ps which is in reasonable agreement with the measured shift of 400 ps. From the foregoing discussion it is derived that the current is proportional to the difference of the signals at node 2 and bondpad 4, this difference being displayed in fig. 5e and 5f for respectively the measurement and the simulation.
The agreement between measurement and simulation is quite satisfactory, be it that the simulations show a somewhat larger amplitude. The amplitude of the difference signal is determined by the product of current and resistance, both of which are determined by independent measurements.
However, the resistance is determined by a DC measurement whereas the measurements reveal frequency components well above 1 GHz, which could account for a small variation in the actual resistance between node 2 and bondpad 4. Alternatively, Sony of the current could flow through the substrate, also giving rise to a lower resistance. 
Conclusions

